FIG. 1




FIG. 2A

READ ACCESS, CACHE HIT





FIG. 2B


READ ACCESS, CACHE MISS



BANK ADDRESS'1', ENTRY 2

FIG. 2C


WRITE ACCESS, CACHE HIT



BANK ADDRESS'2', ENTRY 1

FIG. 2D

WRITE ACCESS, CACHE MISS



BANK ADDRESS'0', ENTRY 1

FIG. 3A CYCLE #1:WRITE ACCESS, CACHE MISS






FIG. 3B

CYCLE #2:WRITE ACCESS, CACHE MISS




IK ADDRESST, ENTRY 2

FIG. 3C CYCLE #3:WRITE ACCESS, CACHE MISS




BANK ADDRESS'2', ENTRY 1


FIG. 3D CYCLE #4:WRITE ACCESS, CACHE MISS



BANK ADDRESS'0', ENTRY 2

FIG. 4A








FIG. 5




FIG. 6




FIG. 7A




FIG. 7B




FIG. 8A




FIG. 8B




FIG. 9




FIG. 10




FIG. 11







FIG. 12





WAY1








FIG. 15




FIG. 16




FIG. 17





FIG. 18A






FIG. 19A

ADDRESS

WL

PLT

BL,/BL

DO

RD

PCH

FIG. 19B




FIG. 20

